REMARKS

Present Status of the Application

The Office Action rejected claims 1-18 and under 35 U.S.C. 103(a) as being unpatentable over Shih (US 2003/0230748) in view of Cho (KR 2002089981) and further in view of Peng (US 2004/0219723).

No claim is amended. Claims 1-18 remain pending in the present application, and reconsideration of those claims is respectfully requested.

Discussion of Office Action Rejections

Applicants respectfully traverse the rejection of claims 1-18 under 103(a) as being unpatentable over Shih (US 2003/0230748) in view of Cho (KR 2002089981) further in view of Peng (US 2004/0219723) because a prima facie case of obviousness has not been established by the Office Action.

To establish a prima facie case of obviousness under 35 U.S.C. 103(a), each of three requirements must be met. First, the reference or references, taken alone or combined, must teach or suggest each and every element in the claims. Second, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skilled in the art, to combine the references in a manner resulting in the claimed invention. Third, a reasonable expectation of success must exist. Moreover, each of the three requirements must "be found in the prior art, and not be based on applicant's disclosure." See M.P.E.P. 2143, 8th ed., February 2003.

The present invention is in general related a low temperature polysilicon thin film transistor as claim 1 recites:

Claim 1. The low temperature polysilicon thin film transistor, comprising:

a polysilicon layer, disposed over the substrate, the polysilicon layer comprising a lightly doped drain, a channel region inside the lightly doped drain region and a source/drain region outside the lightly doped drain region;

a gate insulation layer, disposed over the substrate covering the polysilicon layer; a gate buffer layer, arranged over the gate insulation layer covering the channel region

and the lightly doped drain;

a gate, disposed over the gate buffer layer covering the channel region, and the gate buffer layer is disposed between the gate and the gate insulation layer;

a dielectric layer, arranged over the gate insulation layer covering the gate;

a drain metal layer, disposed over the dielectric layer and through the dielectric layer and the gate insulation layer to electrically connect with the drain region; and

a source metal layer, disposed over the dielectric layer and through the dielectric layer and the gate insulation layer to electrically connect with the source region.

The office action points out that Shi fails to disclose the gate buffer layer between the gate and the gate insulating layer. However, Cho discloses a buffer layer 102 (a) is located between the gate electrode 101b and the gate insultaing layer 103. However, applicant submits Cho fails to teach the gate buffer layer as claim I recited. This is because the gate buffer layer of claim I is arranged over the gate insulation layer covering the channel region and the lightly doped drain. However, there is not any lightly doped drain region in the Cho reference. Therefore, Cho fails to teach such the gate buffer layer which covers the channel region and the lightly doped drain region.

In addition, in the Cho's reference, the gate electrode 101b is formed on the substrate 100, the buffer layer 102a is formed on the gate electrode 101b, and the dielectric layer 103 is formed on the buffer layer 102a. In other words, the gate electrode 101b and the gate buffer layer 102a

are sandwiched between the substrate 100 and the dielectric layer 103. However, in claim 1 of the present application, the gate insulating layer is disposed over the substrate, the gate buffer layer is disposed over the gate insulating layer, and the gate is formed over the gate buffer layer. The gate buffer layer and the gate insulating layer are sandwiched between the substrate and the gate. The relationship of the gate, the gate butter layer, the gate insulating layer and the substrate of claim 1 is different form the disclosure in the Cho reference.

Similarly, Peng also fails to teach the gate buffer layer as above mentioned, and therefore the three references combined do not teach each and every element in claim 1.

On the other hand, the present application also provides a method of fabricating a lightly doped drain region as claim 12 recites:

Claim 12. The method of fabricating a lightly doped drain region, comprising: forming a polysilicon layer over a substrate;

forming a gate insulation layer over the polysilicon layer;

sequentially forming a gate buffer layer over the gate insulation layer and a gate over the gate buffer layer so that the gate buffer layer is formed between the gate and the gate insulation layer, wherein an edge portion of the gate buffer layer is exposed; and

performing a doping process to form a lightly doped drain region in the polysilicon layer underneath the exposed portion of the gate buffer layer.

In the Shih's reference, the lightly doped drain regions 309 are formed by a trace N-type dopant implantation procedure with the gate conductive structure 308 as a mask (see paragraph [0034]). However, in claim 12 of the present application, the lightly doped drain region is formed in the polysilicon layer underneath the exposed portion of the gate buffer layer. In other words, the lightly doped drain region of claim 12 is formed by a doping process with the gate

Page 8

buffer layer as a mask. Shih does not teach or suggest anything about the gate buffer layer, and

thus Shih fails to teach the lightly doped drain region is formed in the polysilicon layer

underneath the exposed portion of the gate buffer layer.

In addition, Cho also fails to teach or suggest that the lightly doped drain region is formed

in the polysilicon layer underneath the exposed portion of the gate buffer layer. The device

disclosed by Cho does not comprise lightly doped drain regions, and thus the step of forming the

lightly doped drain regions is not disclosed in the Cho reference. Therefore, both Shih and Cho

fail to teach or suggest the step of performing a doping process to form a lightly doped drain

region in the polysilicon layer underneath the exposed portion of the gate buffer layer as claim

12 recited.

Similarly, Peng also fails to teach the step of performing a doping process to form a

lightly doped drain region in the polysilicon layer underneath the exposed portion of the gate

buffer layer as above mentioned, and thus the three references combined do not teach each and

every element in claim 12.

Furthermore, Shih teaches a TFT structure but there is not a gate buffer layer in the

structure. Cho discloses forming a buffer layer 101b on the gate 102b in a gate pad area, and the

gate pad area is not a TFT structure. A patent claim is obvious, and thus invalid, when the

differences between the claimed invention and the prior art "are such that the subject matter as

a whole would have been obvious at the time the invention was made to a person having ordinary

skill in the art." 35 U.S.C. § 103; see also Graham v. John Deere Co., 383 U.S. 1, 14, 86 S. Ct.

Page 9

684, 15 L. Ed. 2d 545 (1966); In re Dembiczak, 175 F.3d 994, 998 (Fed. Cir. 1999). In addition, there is not any "suggestion, teaching, or motivation" that would have led a person of ordinary skill in the art to combine the relevant prior art teachings in the manner claimed. In holding an invention obvious in view of a combination of references, there must be some suggestion, motivation, or teaching in the prior art that would have led a person of ordinary skill in the art to select the references and combine them in the way that would produce the claimed invention (Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1385 (Fed. Cir. 2001)).

For at least the foregoing reasons, Applicant respectfully submits a prima facie case of obviousness has not been established by the Office Action. Independent claims 1 and 12 patently define over the prior art references, and should be allowed. For at least the same reasons, dependent claims 2-11, 13-18 patently define over the prior art as well.

CONCLUSION

For at least the foregoing reasons, it is believed that the pending claims 1-18 are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date: April 21, 2506

Respectfully submitted,

Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office 7th Floor-1, No. 100 Roosevelt Road, Section 2 Taipei, 100 Taiwan

Tel: 011-886-2-2369-2800 Fax: 011-886-2-2369-7233

Email: belinda@jcipgroup.com.tw Usa@jcipgroup.com.tw